

#4
2.20-02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

J1036 U.S. PTO
09/932381




In re the Application of: TI-31354
Serge Lasserre Art Unit:
Serial No: Examiner:
Filed: August 17, 2001
For: Local Memory With Indicator Bits to Support Concurrent DMA and CPU Access

INFORMATION DISCLOSURE STATEMENT

Ass't Commissioner for Patents
Washington, DC 20231

Dear Sir:

EXPRESS MAILING" Mailing Label No. EL645453546.
Date of Deposit: August 17, 2001. I hereby certify that this paper is being deposited with the U.S. Postal Service Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date shown above and is addressed to: Ass't Commissioner for Patents, Washington, D.C. 20231.


Robin E. Barnum

Applicant wishes to bring to the attention of the Patent and Trademark Office the information noted on the enclosed PTO-1449. Copies of the noted references are enclosed herewith.

Since this IDS is being submitted before any Office Action, no fee is due.

Respectfully submitted,



Gerald E. Laws
Attorney for Applicant
Reg. No. 39,268

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-5287